

## **CLAIMS**

What is claimed is:

- SUPA*
1. A method comprising maintaining a synchronization state for a local clock generating circuit of a first of a number of components of a distributed system according to a number of local clock cycles recorded between successive occurrences of a global synchronization signal provided to the components within the distributed system.
  - 1    2. The method of claim 1 wherein the local clock generating circuit enters the synchronization state only after observing a predetermined number of occurrences of successive local clock cycles between instances of the global synchronization signal.
  - 1    2    3. The method of claim 2 wherein the local clock generating circuit provides local control signals for the first of the components at time instants corresponding to the number of local clock cycles.
  - 1    2    3    4. The method of claim 3 wherein the local clock generating circuit continues to provide local control signals for the first of the components at time instants corresponding to the number of local clock cycles even after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle more or less than the number of local clock cycles.
  - 1    2    3    5. The method of claim 3 wherein the local clock generating circuit enters an alarm state when the global synchronization signal is observed at time instants corresponding to more than one local clock cycle more or less than the number of local clock cycles.

- 1       6. The method of claim 3 wherein the local clock generating circuit enters a missing clock  
2       state after an instance of the global synchronization signal is observed at a time instant  
3       corresponding to one local clock cycle less than the number of local clock cycles.
- 1       7. The method of claim 6 wherein the local clock generating circuit returns to the  
2       synchronization state from the missing clock state after an instance of the global  
3       synchronization signal is observed at a time instant corresponding to one local clock cycle  
4       more than the number of local clock cycles.
- 1       8. The method of claim 6 wherein the local clock generating circuit enters an alarm state  
2       from the missing clock state after an instance of the global synchronization signal is  
3       observed at a time instant corresponding to one or more local clock cycle less than the  
4       number of local clock cycles.
- 1       9. The method of claim 3 wherein the local clock generating circuit enters an extra clock  
2       state after an instance of the global synchronization signal is observed at a time instant  
3       corresponding to one local clock cycle more than the number of local clock cycles.
- 1       10. The method of claim 9 wherein the local clock generating circuit returns to the  
2       synchronization state from the extra clock state after an instance of the global  
3       synchronization signal is observed at a time instant corresponding to one local clock cycle  
4       less than the number of local clock cycles.
- 1       11. The method of claim 9 wherein the local clock generating circuit enters an alarm state  
2       from the extra clock state after an instance of the global synchronization signal is observed at  
3       a time instant corresponding to two or more local clock cycles more than the number of local  
4       clock cycles.

- 1    12. A system comprising a number of asynchronous components coupled to one another  
2    through one or more communication signal paths, one or more of the components including  
3    local clock generating circuits configured to generate local control signals, each of the local  
4    clock circuits being synchronized with one another according to a number of local clock  
5    cycles recorded between successive occurrences of a global synchronization signal provided  
6    to the components within the system.
- 1    13. The system of claim 12 wherein each of the local clock generating circuits is configured  
2    to enter the synchronization state only after observing a predetermined number of  
3    occurrences of successive local clock cycles between instances of the global synchronization  
4    signal.
- 1    14. The system of claim 13 wherein the local clock generating circuits are further configured  
2    to continue to provide local control signals for their respective components at time instants  
3    corresponding to the number of local clock cycles even after an instance of the global  
4    synchronization signal is observed at a time instant corresponding to one local clock cycle  
5    more or less than the number of local clock cycles.
- 1    15. The system of claim 13 wherein the local clock generating circuits are configured to  
2    enter an alarm state when the global synchronization signal is observed at time instants  
3    corresponding to more than one local clock cycle more or less than the number of local clock  
4    cycles.
- 1    16. The system of claim 13 wherein the local clock generating circuits are configured to  
2    enter a missing clock state after an instance of the global synchronization signal is observed  
3    at a time instant corresponding to one local clock cycle less than the number of local clock  
4    cycles.

- 1    17. The system of claim 16 wherein the local clock generating circuits are configured to  
2    return to the synchronization state from the missing clock state after an instance of the global  
3    synchronization signal is observed at a time instant corresponding to one local clock cycle  
4    more than the number of local clock cycles.
- 1    18. The system of claim 16 wherein the local clock generating circuits are configured to  
2    enter an alarm state from the missing clock state after an instance of the global  
3    synchronization signal is observed at a time instant corresponding to two or more local clock  
4    cycles less than the number of local clock cycles.
- 1    19. The system of claim 13 wherein the local clock generating circuits are configured to  
2    enter an extra clock state after an instance of the global synchronization signal is observed at  
3    a time instant corresponding to one local clock cycle more than the number of local clock  
4    cycles.
- 1    20. The system of claim 19 wherein the local clock generating circuits are configured to  
2    return to the synchronization state from the extra clock state after an instance of the global  
3    synchronization signal is observed at a time instant corresponding to one local clock cycle  
4    less than the number of local clock cycles.
- 1    21. The system of claim 19 wherein the local clock generating circuits are configured to  
2    enter an alarm state from the extra clock state after an instance of the global synchronization  
3    signal is observed at a time instant corresponding to one or more local clock cycle more than  
4    the number of local clock cycles.
- 1    22. The system of claim 12 wherein the components comprise line and/or switch cards of a  
2    communications switch.

*add*